Traditionally, analytic placement used linear or quadratic wirelength objective functions. Minimizing either formulation attracts cells sharing common signals (nets) together. The result is a placement with a great deal of overlap among the cells. To reduce cell overlap, the methodology iterates between global optimization and repartitioning of the placement area. In this work, we added new attractive and repulsive forces to the traditional formulation so that overlap among cells is diminished without repartitioning the placement area. The superiority of our approach stems from the fact that our new formulations are convex and no hard constraints are required. A preliminary version of the new placement method is tested using a set of MCNC benchmurk * and , on average, the new method achieved 3.96% and 7.6% reduction in wirelength and CPU time compared to Timberwolf v7.0 in hierarchical mode [lo].
Introduction
Due to its complexity, VLSI layout task has always been performed in two phases: cell placement and cell routing. Cell placement is a crucial element to accomplish design objectives such as minimum interconnection wirelength, minimum chip area, minimum power dissipation and other performance related targets. Popular placement techniques include Min-cut ( [9] ,[1]), randomized iterative improvement ([3] , [10] ), and analytic placement [7, 5] . To the best of our knowledge, the state-of-art placers are based on randomized methods (Simulated Annealing) [lo] , and the combination of analytic and local improvement methods (Gordian/Domino [7] , [8] ). While the Annealing method produces very good quality answers in terms of wirelength and Gordian [7] iterates between minimizing a quadratic objective function of wirelength and slicing the placement area. In each iteration, the bounds on the variables are changed, and more constraints are added to the formulation to account for the new regions resulting from the slicing process. The iterations are terminated once the size of a partition (region) become less than a prespecified threshold. The result of the global optimization and exhaustive partitioning is a relative placement in which the relative location of every cell with respect to every other cell is determined. The relative placement is unacceptable from the physical standpoint because of the overlap among the cells. Depending on the design style, overlap is eliminated by legalizing the relative placement. In case of gate arrays, standard cells and FPGA design style, cells are snapped to rows, and different techniques are used for other design styles. Following the legalization phase, further improvement of the initial placement is performed to account for incorrect enforcement of some cells to non-optimal locations during the computation of the relative placement and the legalization phases.
In our approach, the placement procedure (like Gordian) is broken down into relative placement phase followed by legalization and improvement phases. However, our formulation of the problem is different. We extended the traditional wirelength formulation by adding a repelling term such that upon minimization, a target distance is maintained between the locations of cells sharing common signals. We have also added attracting forces to pull cells from dense to sparse regions resulting in a uniform distribution of the cells on the placement area. Our formulations are convex and neither partitioning nor hard constraints are used. Moreover, they are versatile in the sense that they are applicable to a variety of problems where a target distance is desired between connected components. ---.
timing requirements, it suffers from excessive computational efforts. On the other hand, Gordian/Domino achieves cornparable solution quality in terms of wirelength and it is about 2. Placement Problem and the Traditional Quadratic hk~sure 5 times faster [lo] . represents the set of edges of the hypergraph (set of nets connecting the cells). The two dimensional placement region is represented as an array of legal placement locations. The hypergraph is transformed into a graph (a hypergraph with all hyperedge sizes equal to 2) via clique model for each net. Each edge e, is an unorder pair of vertices with a nonnegative weight w j assigned to it. The placement task seeks to assign all cells of the circuit to legal locations such that cells do not overlap. Each cell i is assigned a location ( z i , yi) on the XY-plane. The cost of an edge connecting two cells i and j with locations ( z i , yj) and ( z j , yj) is computed as the product of the squared 12 norm of the difference vector (zi -zj, yi -yj) and the weight of the connecting edge wij. The total cost, denoted 4(z, y), can then be given as the sum of the cost over all edges; i.e:
As we pointed out previously, minimizing (1) produces a placement with a great amount of overlap among the cells because it attracts cells sharing common nets together 2.
New Formulation

Cell Repelling and Target Distance problem
In an endeavor to reduce overlap among cells through maintaining a target distance between the geometric locations of cells sharing same nets, we explored a whole class of functions that accomplishihis aim. Let v = {wl, 212, ---, w,} be n-dimensional vector and let z be the scaled square of the 1 2 norm of v; i.e:
where p is constant. In [6], we proved that the function
is convex for p ( z ) E 7r where
We also generalized the proof to the case v = U -r, and U and r are also n-dimensional vectors. Specifically, we proved that U ( . ) is quasiconvex provided that p ( z ) E ?r, CO) and 11 r ll;€ [l, m) , and convex if either the elements of U or r are constant.
In the context of VLSI placement, let pi = (zi, v i ) and is convex if one cell IC is fixed. Clearly, f(z) is flat in the interval z E [0, 1] . This implies that f(z) has multiple solutions in this region. However, line search methods concludes the search when the first minimum is encountered. Thus, if the initial solution is outside the flat region, the search will be concluded when z = 1. Notice that z is the weighted squared distance between cell i and cell j , and wij is the connectivity weight between them. If we let 
Cell Spreading
Minimizing model (2) ensures cell spreading if the target estimate d is set to high value with respect to the average cell width or cell height. But spreading the cells this way deteriorates the wirelength due to excessive stretching of short nets. Setting the estimate d to a lower value prevents excessive net-stretching, but yields poor utilization of the placement area (poor spreading of cells). To force cells to spread over the placement area while prohibiting excessive stretching of nets, new attracting forces are added. The basic idea is to displace a (free) cell located in a dense region to the closest sparse region with respect to its most recent geometric location. This is achieved via appending a connection (net) between that particular cell and a dummy fixed cell in the sparse region so that the free cell moves towards the dummy fixed cell in the subsequent iteration.
First 
Basic Algorithm
Figure (1) illustrates the flow of the algorithm. Throughout the remaining parts of this paper, we refer to the new placement method as ARP (Attractor Repeller Placer). Following parsing circuit description, an initial placement is determined using the quadratic formulation of wirelength given in (1). In the subsequent iterations, the algorithm proceeds iteratively by solving the AR model. In each iteration, cells move to fill sparse regions and better spreading of the cells over the placement floor is achieved. In a subsequent iteration, current attractors are deleted and new ones are created; the AR-model is updated accordingly. This process continues until the algorithm reaches a point where no significant movement of the cells is attained. The algorithm stops when a maximum number of iterations K: is exceeded, or if the ratio of the total area of sparse regions to that of the placement area is < IC%. Experimentally, we found that 5 5 K: 5 10 and IC = 10% are quite sufficient to uniformly spread the cells over the placement area and achieve good wirelength.
Results and Discussion
The proposed method is implemented in C language on Sun UltralA40 workstation. Total wirelength is measured as the sum of the half perimeter wirelength. Parameter d is computed as the &and w, is the average cell width. We used legal placement circuit infornabion
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Attractor-Repeller (AR) model improve placement slightly and assign each e l l it0 closest attractor. Update AR model accordingly. 
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+88 -18 +9 +83 +87 +7.6 +13.8 Table 7 : Relative CPU time improvement with respect to other approaches (+ means ARP is better).
Conclusion
The fact that future placement tasks are much more complicated implies that faster placement tools should be developed to handle such immense complexity. Future placement tools must be capable of placing larger circuits in a reasonable time, besides they must be flexible enough to handle any modifications in the design style of VLSI circuits. In light of these facts, we proposed a new approach for performing placement tasks. Our approach adds new forces to the classical quadratic wirelength approach to avoid the need for partitioning the placement area or the necessity of hard constraints to utilize the placement area. We demonsrxated the feasibility of the new approach and showed that it is comparable to other popular placers (despite the fact that the current implementation is preliminary and was intended to show the feasibility of the ideas).
